Poor ohmic contact by Fermi-level pinning to valence band (E V ) edge is one of the major challenges for germanium (Ge) n-type metal-oxide-semiconductor field-effect transistor (nMOSFET). Using low work-function rare-earth ytterbium (Yb), good ohmic contact on n-type Ge with alleviated Fermi-level pinning was demonstrated. Such ohmic behavior depends strongly on the germanide formation condition, where much degraded ohmic contact at 600 C rapid thermal annealing is due to the lower Yb/Ge composition found by energy-dispersive x-ray spectroscopy. The ohmic behavior of Yb-germanide/n-type-Ge has high potential for future high-performance Ge nMOSFET application. V C 2012 American Institute of Physics.
[http://dx.doi.org/10.1063/1.4768700] Low power operation is the most important criterion for integrated circuit (IC). To reach this goal, high mobility channel materials will be required for complementary metaloxide-semiconductor field-effect transistors (CMOSFETs)-the key element for IC. Germanium (Ge) is a promising candidate among various high mobility channel materials, due to both higher electron and hole mobility than silicon (Si), simpler process, lower cost, and potentially higher yield for nextgeneration low-power CMOS. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] High performance Ge n-and p-type MOSFETs (nMOS and pMOS) with higher channel mobility than the universal mobility of SiO 2 /Si MOS-FET have been demonstrated at small equivalent-oxide-thickness (EOT). 4, 11 Besides, the integration of defect-dislocation free Ge CMOS on Si has been realized by Ge-on-Insulator (GOI or GeOI) technology, 1 where the DC power consumption by the leakage current of small energy bandgap (E G ) Ge MOSFET can be largely improved by thinning down the body thickness of GOI. 5 However, one major obstacle for Ge CMOS, to replace the Si counterpart, is the Fermi level pinning to valence band (E V ) edge that leads to poor contact for Ge nMOS. [12] [13] [14] [15] [16] [17] This becomes more severe at highly scaled sub-14 nm nMOS with smaller contact area. 1 To address this issue, surface passivation using thin dielectric has been reported to decrease the Fermi level pinning. [13] [14] [15] [16] [17] Nevertheless, the extra tunneling resistance is the basic physical limitation that degrades the important transistor drive current. In this paper, we report a simple method to achieve less Fermi level pinning on n-type Ge (n-Ge). The Fermi level pinning depends strongly on the germanide formation condition. Ohmic behavior on low doped n-Ge contact was reached using low work-function ytterbium (Yb) and Yb-germanide with high Yb/Ge composition from energy-dispersive x-ray spectroscopy (EDS). Such good metal/semiconductor contact using germanide is similar to silicide contact for Si CMOS, with irreplaceable merits of low contact resistance and simple self-aligned process for device application.
Standard n-type Ge wafers for CMOS with resistivity of 1-5 X-cm (1.5 Â 10 15 $ 5 Â 10 14 cm
À3
) were used. After cleaning, the samples were immersed into diluted hydrofluoric acid (HF) solution to remove the native oxide, dipped in deionized (DI) water, dried with N 2 , and immediately loaded into vacuum chamber. Then the 60 nm thick Yb, nickel (Ni), or platinum (Pt) was deposited using e-beam evaporation through a metal mask. An extra SiO 2 was also deposited on Yb to prevent oxidation once exposure to air. Then a rapid thermal annealing (RTA) was applied to improve the metal/nGe contact at 400 $ 600 C for 30 s. The covered SiO 2 on Yb/ n-Ge was subsequently removed by a HF dip. The fabricated contacts were investigated by current-voltage, transmission electron microscopy (TEM) and EDS measurements. Figure 1 shows the current density-voltage (J-V) characteristics of NiGe 12 and Pt on n-Ge contacts under different RTA temperatures. A low temperature of 300 C was used for Pt contact to lower interface reaction; the NiGe temperature is also lower then that of NiGe Schottky barrier sourcedrain MOSFET. 12 However, rectifying Schottky diode characteristics were observed for these contacts on n-Ge wafers, which failed for ohmic contact application of Ge nMOSFET. The Schottky barrier height (U b ) and ideality Author to whom correspondence should be addressed. E-mail: albert_achin@hotmail.com. Tel.: 886-3-5731841. factor (n) can be extracted from the J-V curves under forward bias (V > 3kT/q), according to the thermionic emission theory:
where A*, k, T, q, U b , and n are the effective Richardson constant, Boltzmann constant, temperature, electron charge, effective Schottky barrier height, and ideality factor, respectively. The U b of NiGe/n-Ge contact at 500 C RTA and Pt/nGe contact at 300 C RTA are 0.51 eV and 0.59 eV, with corresponding ideality factors of 1.5 and 1.07, respectively. The large U b values further lead to small 0.16 and 0.08 eV energy difference to Ge E V edge. The higher U b of Pt/n-Ge contact is further evident from the much smaller reverse leakage current. However, the U b difference of 0.08 eV is lower than the metal work-function (U m ) difference between Ni (5.0 eV) and Pt (5.3 eV). Therefore, the small U b difference and large U b values indicate the Fermi level pinning to E V . Figure 2 shows the J-V characteristics of Yb/n-Ge contacts at different RTA temperatures. Poor contact characteristics were found in Yb/n-Ge at 600 C RTA that is consistent with previous report. 12 In sharp contrast to the rectifying diode behavior of NiGe/n-Ge and Pt/n-Ge contacts, the J-V characteristics of Yb/n-Ge contact at 500 C RTA exhibit an ohmic behavior. Besides, a relatively low resistivity of 24 lXÀcm is obtained, although it is relatively higher than the typical 14 lXÀcm resistivity of NiSi. Such ohmic behavior is related to the low U m of Yb (2.6 eV), suggesting the alleviated Fermi level pinning. It is important to notice that the ohmic contact on low doped Ge is significantly difficult compared with highly doped Ge; 18, 19 however, this is necessary for Schottky barrier source/drain MOSFET. 20, 21 The good ohmic contact on n-Ge is vitally important for Ge nMOS for sub-14 nm CMOS technology with small contact area.
To further investigate the ohmic behavior and alleviated Fermi level pinning at the lower RTA temperature, we have analyzed the Yb/n-Ge contact by cross-sectional TEM and EDS. Figure 3 shows the TEM image of Yb/n-Ge contact at 600 C RTA, where YbGe x germanide, smooth Yb/n-Ge interface, and free from junction spiking were formed on n-Ge. However, these observations cannot explain the strong RTA-temperature dependence on contact characteristics. Figure 4 shows the EDS profile for YbGe x /n-Ge formed at 500
C and 600 C RTA (The copper peaks are due to the copper net carrier). The Yb/Ge atomic ratios for the Yb/n-Ge contact at 500 C RTA are larger than that at 600 C RTA. This explains the better ohmic contact behavior for 500 C RTA sample, where the higher Yb contact lowers the U m that in turn decreases the U b for ohmic contact. The possible reason for the lower Yb/Ge at 600 C RTA may be due to the stronger Ge reaction and Ge diffusion 10 at higher temperature that leads to more dangling bonds formation. Such charged dangling bonds are linked to the strong Fermi-level pinning in Ge nMOS devices, where the pinning to E V also causes poor ohmic contact to n-Ge.
In conclusion, good ohmic contact with alleviated Fermi level pinning on low doped n-Ge contact was demonstrated without insertion of an interfacial layer or surface passivation. The YbGe x /n-Ge contact shows ohmic behavior, which depends strongly on the germanide formation condition. This YbGe x /n-Ge ohmic contact shows high potential for future Ge nMOS application, where low contact resistance is required for sub-14 nm CMOS technology. 
